ImageVerifierCode 换一换
格式:PPT , 页数:48 ,大小:2.88MB ,
资源ID:153550      下载积分:5 金币
已注册用户请登录:
账号:
密码:
验证码:   换一换
  忘记密码?
三方登录: 微信登录   QQ登录  
下载须知

1: 本站所有资源如无特殊说明,都需要本地电脑安装OFFICE2007和PDF阅读器。
2: 试题试卷类文档,如果标题没有明确说明有答案则都视为没有答案,请知晓。
3: 文件的所有权益归上传用户所有。
4. 未经权益所有人同意不得将文件中的内容挪作商业或盈利用途。
5. 本站仅提供交流平台,并不能对任何下载内容负责。
6. 下载文件中如有侵权或不适当内容,请与我们联系,我们立即纠正。
7. 本站不保证下载资源的准确性、安全性和完整性, 同时也不承担用户因使用这些下载资源对自己和他人造成任何形式的伤害或损失。

版权提示 | 免责声明

本文(SARADC讲稿PPT课件.ppt)为本站会员(田海滨)主动上传,三一文库仅提供信息存储空间,仅对用户上传内容的表现方式做保护处理,对上载内容本身不做任何修改或编辑。 若此文所含内容侵犯了您的版权或隐私,请立即通知三一文库(发送邮件至doc331@126.com或直接QQ联系客服),我们立即给予删除!

SARADC讲稿PPT课件.ppt

1、模数转换器主要内容1、ADC的性能指标2、SAR ADC的设计3、ADC的测试方法采样速率奈奎斯特ADC过采样ADCSAR ADCPipelined ADCCyclic ADCDual-slope ADCFlash ADCSigma-delta ADC品质因子(FOM-figure of merit)SAR ADC的设计SuccessiveApproximationRegister(SAR)N-Bit Search DACInputVoltageSample-and-Hold(S/H)AmplifierAnalogComparator 25 Advanced Analog IC DesignS

2、uccessive Approximation ADCProfessor Y.ChiuECE 581Fall 2009Charge Redistribution SA ADC4-bit binary-weighted capacitor array DACCapacitor array samples input when 1 is asserted(bottom-plate)26 Advanced Analog IC DesignSuccessive Approximation ADCProfessor Y.ChiuECE 581Fall 2009Charge Redistribution(

3、MSB)27 Advanced Analog IC DesignSuccessive Approximation ADCProfessor Y.ChiuECE 581Fall 2009Comparison(MSB)If VX VR/2,and MSB=1,C4 remains connected to VRIf VX 0,then Vi VR/2,and MSB=0,C4 is switched to ground 28 Advanced Analog IC DesignSuccessive Approximation ADCProfessor Y.ChiuECE 581Fall 2009Ch

4、arge Redistribution(MSB-1)29 Advanced Analog IC DesignSuccessive Approximation ADCProfessor Y.ChiuECE 581Fall 2009Comparison(MSB-1)If VX 3VR/4,and MSB-1=1,C3 remains connected to VRIf VX 0,then Vi 3VR/4,and MSB-1=0,C3 is switched to ground 30 Advanced Analog IC DesignSuccessive Approximation ADCProf

5、essor Y.ChiuECE 581Fall 2009Charge Redistribution(Other Bits)Test completes when all four bits are determined w/four charge redistributions and comparisons 31 Advanced Analog IC DesignSuccessive Approximation ADCProfessor Y.ChiuECE 581Fall 2009After Four Clock CyclesDAC设计比较器设计由于生产工艺过程中的误差造成电路结构不能和设计

6、中的那样对称,引起比较器的失调。比较器的失调电压会对比较器的性能和比较器后续电路的工作有影响,会造成误码现象。比较器一般有下面两种形式的失调消除方式:输入失调电压存储方式输出失调电压存储方式其电路包括前置放大器,失调存储电容,还有锁存单元。输入失调电压存储方式输出失调电压存储方式多级简单预放大+锁存结构低输入电容SAR ADC全差分输入SAR ADC时域比较器ADC的测试方法1、静态测试2、动态测试Dynamic TestingTypes of Dynamic Testsq Histogram or Code-Density Testq FFT TestFischer 0844Histogra

7、m or Code-Density Testq DNL appears as deviation of bin height from ideal value.q Integral nonlinearity(INL)is cumulative sum(integral)of DNL.q Offset is manifested by a horizontal shift of curve.q Gain error shows as horizontal compression or decompression of curve.Fischer 0845Histogram TestqInput

8、frequency must be selected carefully to avoid missing codes (fclk/fin must be non-integer ratio).q Input Swing is critical(cover full range)q Requires a large number of conversions(o 2n x 1,000).Fischer 0846Simulated Histogram TestFischer 0847FFT TestPros and Cons of FFT Testq Offers quantitative In

9、formation on output Noise,Signal-to-Noise Ratio(SNR),Spurious Free Dynamic Range(SFDR)and Harmonic Distortion(SNDR).q FFT test requires fewer conversions than histogram test.q Complete characterization requires multiple tests with various input frequencies.q Does not reveal actual code conversionsFischer 0848Simulated FFT TestSFDR=60 dBSNDR=49 dB ENOB=7.85

宁ICP备18001539号-1