《基于RSL10超低功耗多协议蓝牙5系统级芯片解决方案.doc》由会员分享，可在线阅读，更多相关《基于RSL10超低功耗多协议蓝牙5系统级芯片解决方案.doc（4页珍藏版）》请在三一文库上搜索。
1、基于RSL10超低功耗多协议蓝牙5系统级芯片解决方案On Semi公司的RSL10超低功耗多协议蓝牙5系统级芯片（SoC），采用1.2V和1.5V电池工作，支持工作电压在1.1V和3.3V之间;器件具有双核架构和2.4GHz收发器，深睡眠模式功耗62.5nW，接收模式Rx功耗为7mW，接收灵敏度-94 dBm，发送功率-17 dBm到 +6 dBm.器件还集成了高效功率管理单元，振荡器，闪存，RAM，DMA控制器，外设和接口。主要用在超低功耗IoT超低功耗连接，以及心率监视器等。本文介绍了RSL10主要特性，框图和架构图，降压模式和LDO模式应用框图以及评估板EVBUM2529/D主要特性，电
2、路图和材料清单。ON Semiconductors RSL10 is a multiprotocol Bluetooth 5 certified radio SoC， which brings ultra-low-power wireless technology to IoT. Offering the industrys lowest power consumption， RSL10 helps provide devices like heart rate monitors with advanced wireless features while optimizing system s
3、ize and battery life.RSL10主要特性：Ultra-low-power： RSL10 provides an incredibly power efficient operation for a wide range of applications with its superior overall power profile， including some of the industrys best numbers in deep sleep Mode （62.5 nW） and Rx in receive mode （7 mW）Advanced multi-proto
4、col wireless functionality：Rx sensitivity： -94 dBmTransmitting power： -17 dBm to +6 dBmSupports Bluetooth low energy （BLE） and 2.4 GHz proprietary/custom protocolsSupports firmware over the air （FOTA）Flexible voltage supply range （1.1 V and 3.3 V）： Supports devices using 1.2 V and 1.5 V batteries wi
5、thout a required external DC/DC converterUltra-miniature： RSL10 is offered in a 5.50 mm2 WLCSP and a 6 mm x 6 mm QFN. For added miniaturization， the radio SoC can be integrated into System-in-Package （SiP） solutions which combine RSL10 with a custom ASICSophisticated dual-core architecture： Features
6、 a programmable ARM Cortex-M3 processor for clocking speeds up to 48 MHz and the flexibility to support 2.4 GHz proprietary and custom protocol stacks. An embedded digital signal processor （DSP） enables signal processing intensive applications， such as wireless audio codecsOn-chip and software wirel
7、ess support： Features a 2.4 GHz padio frequency front-end （RFFE） and a Bluetooth 5 certified baseband controller which supports 2 Mbps data rates. A wide range of supported BLE protocols are provided in the RSL10 development tools kitHighly-integrated system-on-chip （SoC）： The powerful dual-core arc
8、hitecture is complemented by high-efficiency power management units， oscillators， Flash， and RAM memories， a DMA controller， and peripherals and interfaces图1.RSL10框图图2.RSL10架构图图3.RSL10降压模式应用框图图4.RSL10 LDO模式应用框图评估板EVBUM2529/DThe RSL10 development board is used to easily develop Bluetooth low energy t
9、echnology-enabled applications based on the industrys lowest power radio System-on-Chip （SoC）。The RSL10 Evaluation and Development Board is usedfor evaluating the RSL10 SoC and for applicationdevelopment. The board provides access to all input andoutput connections via 0.1 standard headers. The on-b
10、oardcommunication interface circuit provides communication tothe board from a host PC. The communication interfacetranslates RSL10 SWJDP debug port signals to the USB ofthe host PC. There is also an on-board 4-bit level shifter fordebugging; it translates the I/O signal level of RSL10 to the 3.3 V d
11、igital logic level. It is not enabled by default; youenable it when it is needed.图5.评估板EVBUM2529/D外形图The Evaluation and Development Board enablesdevelopers to evaluate the performance and capabilities ofthe RSL10 radio SoC in addition to developing，demonstrating and debugging applications.评估板EVBUM25
12、29/D主要特性： JLink onboard solution provides a SWJDP（serial-wire and/or JTAG） interface that enables you todebug the board via a USB connection with the PC Alternate onboard SWJDP （serial-wire and/or JTAG）interface for ArmR CortexRM3 processor debugging Access to all RSL10 peripherals via standard 0.1h
13、eaders Onboard 4-bit level translator to translate the LPDSP32debug interface at low voltage to a 3.3 V JTAGdebugger Antenna matching and filtering network Integrated PCB antennaIn addition， the QFN board provides： Compliance with the Arduino form factor Support for PMOD （i.e.， J4 is a standard conn
14、ector）图6. WLCSP评估板电路位置图图7. QFN评估板电路位置图（顶视图）图8. QFN评估板电路位置图（底视图）图9. QFN评估板三维线路位置图（顶视图）图10. QFN评估板三维线路位置图（底视图）图11. 评估板EVBUM2529/D电路图：MCU接口图12. 评估板EVBUM2529/D电路图：RSL10图13. 评估板EVBUM2529/D电路图：电源图14. 评估板EVBUM2529/D电路图：顶级（Arduino接口）图15. 评估板EVBUM2529/D电路图：RSL10 SoC图16. 评估板EVBUM2529/D电路图：MCU接口图17. 评估板EVBUM2529/D电路图：电源RSL10 WLCSP评估板V1.2材料清单：RSL10 QFN评估板V1.3材料清单：