ISO-10483-2-1996.pdf

上传人:椰子壳 文档编号:3776497 上传时间:2019-09-23 格式:PDF 页数:28 大小:1.06MB
返回 下载 相关 举报
ISO-10483-2-1996.pdf_第1页
第1页 / 共28页
ISO-10483-2-1996.pdf_第2页
第2页 / 共28页
ISO-10483-2-1996.pdf_第3页
第3页 / 共28页
ISO-10483-2-1996.pdf_第4页
第4页 / 共28页
ISO-10483-2-1996.pdf_第5页
第5页 / 共28页
亲,该文档总共28页,到这儿已超出免费预览范围,如果喜欢就下载吧!
资源描述

《ISO-10483-2-1996.pdf》由会员分享,可在线阅读,更多相关《ISO-10483-2-1996.pdf(28页珍藏版)》请在三一文库上搜索。

1、INTERNATIONAL STANDARD IS0 10483-2 First edition 1996-02-o 1 Road vehicles - Intelligent power switches - Part 2: Low-side intelligent power switch Whicules routiers - Sectionneurs de puissance intelligents - Partie 2: Sectionneur de puissance intelligent en version daval Reference number IS0 10483-

2、2:1996(E) IS0 10483-2:1996(E) Contents Page 1 Scope 1 2 Normative references . 1 3 Definitions . 1 4 Functioning 3 5 Electrical specifications . 6 6 Test methods . . . . . . . . . . . . . . . . . _._. 10 0 IS0 1996 All rights reserved. Unless otherwise specified, no part of this publication may be r

3、eproduced or utilized in any form or by any means, electronic or mechanical, including photocopying and microfilm, without permission in writing from the publisher. international Organization for Standardization Case Postale 56 l CH-1211 Geneve 20 l Switzerland Printed in Switzerland ii -,-,- Q IS0

4、IS0 104832:1996(E) Foreword IS0 (the International Organization for Standardization) is a worldwide federation of national standards bodies (IS0 member bodies). The work of preparing International Standards is normally carried out through IS0 technical committees. Each member body interested in a su

5、bject for which a technical committee has been established has the right to be represented on that committee. International organizations, governmental and non-governmental, in liaison with ISO, also take part in the work. IS0 collaborates closely with the International Electrotechnical Commission (

6、I EC) on all matters of electrotechnical standardization. Draft International Standards adopted by the technical committees are circulated to the member bodies for voting. Publication as an International Standard requires approval by at least 75 % of the member bodies casting a vote. International S

7、tandard IS0 10483-2 was prepared by Technical Committee ISOK 22, Road vehicles, Subcommittee SC 3, Electrical and electronic equipment. IS0 10483 consists of the following parts, under the general title Road vehicles - Intelligent power switches: - Pat-t I: High-side intelligent power switch - Part

8、2: Low-side intelligent power switch INTERNATIONAL STANDARD 0 ISO IS0 10483-2:1996(E) Road vehicles - Intelligent power switches - Part 2: Low-side intelligent power switch 1 Scope This part of IS0 10483 specifies the minimum requirements for 12 V and 24 V body system low-side intelligent power swit

9、ches (LSIPS). These switches are intended primarily for automotive applications (for example, lamps, motors, relays, etc.). The numerical values in parentheses refer to 24 V nominal vehicle supply voltage systems. 2 Normative references The following standards contain provisions which, through refer

10、ence in this text, constitute provisions of this part of IS0 10483. At the time of publication, the editions indicated were valid. All standards are subject to revision, and parties to agreements based on this part of IS0 10483 are encouraged to investigate the possibility of applying the most recen

11、t editions of the standards indicated below. Members of IEC and IS0 maintain registers of currently valid International Standards. IS0 7637-l : 1990, Road vehicles - Electrical disturbance by conduction and coupling - Part I: Passenger cars and light commercial vehicles with nominal 72 V supply volt

12、age - Electrical transient conduction along supply lines only. IS0 7637-2: 1990, Road vehicles - Electrical disturbance by conduction and coupling - Part 2: Commercial ve- hicles with nominal 24 V supply voltage - Electrical transient conduction along supply lines only. IS0 10483-l : 1993, Road vehi

13、cles - Intelligent power switches - Part I: High-side intelligent power switch. 3 Definitions For the purposes of this part of IS0 10483, the following definitions apply. 3.1 intelligent power switch (IPS): Single solid-state on/off switch with - self-protection; - functional status information; - p

14、ositive logic level input, 1 -,-,- IS0 10483-2:1996(E) 0 IS0 3.2 low-side intelligent power switch (LSIPS): Single solid-state on/off switch where the switching part of the IPS is between ground and the load, and with - self protection and automatic recovery; - functional status information; - posit

15、ive logic level input. 3.2.1 battery-connected LSIPS (LSIPS-B): LSIPS where the control supply pin is connected to the load supply. 3.2.2 regulated control supply LSIPS (LSIPS-RI: LSIPS where the control supply pin is connected to a separate control supply. 3.3 control supply voltage, V b) the overc

16、urrent protection of the switch and an indication with a single status bit information of the state of the load and of the switch. The switch may internally clamp over voltages resulting from switching of an inductive load, Clamp capabilities shall be specified by semiconductor manufacturers. A LSIP

17、S is a five-pin component as shown in figure 1 a) and 1 b). 4.1.1 Battery connected control supply LSIPS-B See figure 1 a). 4.1.2 Regulated control supply LSIPS-R See figure 1 b). Input Status Load Load Control SUPPLY SUPPLY 11 Load I Control SUPPLY Load Load Input Status h Ground a) Battery connect

18、ed control supply LSIPS-B b) Regulated control supply LSIPS-R Load -SUPPLY Figure 1 - Control supply 3 -,-,- IS0 10483-2:1996(E) 0 IS0 4.2 Input functionality A logic level “0” on the input ensures that the switch is in the off state, except during clamping, and a logic level “1” on the input ensure

19、s that the switch is in the on state, except in overload conditions. When the input is not connected, the switch shall be in the off state. 4.3 Status functionality 4.3.1 General requirements When the input is at the logic level “1 I, the status bit indicates with a logic level “0”: - open circuit o

20、f the load; - overload. Otherwise the status bit is at logic level ” 1 I. A logic level “1 ” of the status output corresponds to a high impedance between status output and ground, and a logic level “0” of the status output corresponds to a low impedance between status output and ground. 4.3.2 Status

21、 strategy 4.3.2.1 Open load condition The open load condition is indicated by a logic “0” on the status pin if the open load condition is present for a time exceeding t, (1 ms t, 10 ms). (See 4.3.3.) The status signal will return to logic “1” if the open load condition disappears for a time exceedin

22、g t,. 4.3.2.2 Overload condition An overload condition is indicated by a logic “0” on the status pin as soon as the LSIPS is in a self-protected state. 4.3.2.3 Discrimination between overload and open load 4.3.2.3.1 With external components With external components it is possible to use the output o

23、f the status pin in conjunction with other information to differentiate between open load and overload. In this case rpol and tpovl are of the same order of magnitude. 4.3.2.3.2 Internally If a feature is implemented within the device in order to distinguish between overload and open load, it should

24、 be by means of an increase of tpol. In this case tpO, shall exceed tpov,. 4.3.3 Description of status information See figure 2. -,-,- IS0 10483-2: 1996(E) Input - Time 1 Load current, I 0 t t, t t, - Time 1 Status 0 t1 f, t POl a) Open load _r Time 1 Input 0 Time Overload Status I 1 0 i 1 o- Time T

25、ime b) Overload Figure 2 - Status information 5 -,-,- IS0 10483-2:1996(E) 0 IS0 4.4 Overcurrent The overcurrent is the current level where a protection of the LSIPS by current limitation is activated in the switch. The current depends on the load and for that reason the graph in figure3 defines this

26、 value as a function of the type of load, where the overcurrent is in the unshaded part of the curve. EXAMPLES - For a lamp requiring a 6 A LSIPS, the minimum current limitation shall exceed 30 A for response time problem (k = 5). - For a d.c. motor requiring a 20 A LSIPS, the minimum current limita

27、tion shall exceed 40 A to ensure surge re- sponse (k = 2). An implication of the concept of overcurrent is that, when the device is switching the load models defined in 5.3, the output will not operate in a chopping mode, and the status pin will not indicate an overload. 0 6 10 20 30 I,. A Figure 3

28、- Overcurrent 4.5 Failure mode In the case of disconnection of the load supply pin, or the input pin, the device shall turn off. In the case of disconnection of the ground pin, the semiconductor manufacturer shall specify the behaviour of the LSI PS. 5 Electrical specifications 5.1 Supply voltage ra

29、nge 5.1.1 For LSIPS-B See table 1. 0 IS0 IS0 10483-2:1996(E) Table 1 - Supply voltage range for LSIPS-B Voltage range v Justification Comments 2 50(75) Spurious spikes (see IS0 7637-l and IS0 7637-2) The LSIPS should be capable of being protected by external de- vices 30 to 40 (40 to 60) Clamped loa

30、d dump Protection of the switch takes priority over functionality 22 to 30 Spurious spikes Operation ensured in a degraded mode (on resistance) 16to22 (32 to 40) Jump start or regulator degraded Operation to nominal design specification 10,5 to 16 (20 to 32) Normal operation condition Operation to n

31、ominal design specification 8 to 10.5 (12 to 20) Alternator degraded Operation ensured in a degraded mode (on resistance) 6 to 8 (6 to 121 Starting phase gasoline engine Operation ensured in a degraded mode (on resistance) 0 to 6 Starting phase diesel engrne Capability to be switched off and to stay

32、 in off state when the (0 to 6) input goes low Negative Negative peaks (see IS0 7637-l and IS0 7637-2) or in- The LSIPS should be capable of being protected by external de- verted battery vices 5.1.2 For LSIPS-R 5.1.2.1 Load supply voltage range See table 2. Table 2 - Load supply voltage range for L

33、SIPS-R Voltage I I range V Justification Comments 2 50(75) Spurious spikes (see IS0 7637-l and IS0 7637-2) The LSIPS should be capable of being protected by external means 30 to 50 (40 to 75) Spurious spike ?S 30 to 40 (40 to 601 Clamped load aump Protectron of the switch takes priority over functio

34、nality 1 22 to 30 1 Spurious spikes 16to22 (32 to 40) Jump start or regulator degraded I 10.5 to 16 (20 to 32) Normal operation condition RO, varies with control voltage I 8 to 10.5 (12 to 20) Alternator degraded I 6 to 8 (6 to 12) Startrng phase gasoline engine 0 to 6 Starting phase diesel engine R

35、on varies with control voltage. CapabIlIty to be swrtched off and (0 to 6) to stay in off state when the input goes low Negative Negative peaks (see IS0 7637-l and IS0 7637-2) or in- The LSIPS should be capable of being protected by external de- verted battery vices -,-,- IS0 10483-2:1996(E) 5.1.2.2

36、 Control supply voltage range See table 3. Table 3 - Control supply voltage range for LSIPS-R I I 1 I Control voltage range I Condition 4.5 Vto 16 V Operation to nominal specifica- tion I Regulated control supply 0 to 4.5 v Capability to be switched off and to stay in off state when the input goes l

37、ow. Iss 50 pA 5.1.3 Nominal load pin clamping voltage The clamping voltage of the load pin shall exceed 40 V for 12 V applications and exceed 60 V for 24 V applications. 5.1.4 Load pin clamping threshold voltage The load pin clamping threshold shall exceed 22 V (40 VI. 5.2 Case temperature The LSIPS

38、 shall be fully functional in the temperature range of - 40 “C fcase 125 “C but some parameters may vary, as for instance the switching current or the on resistance. 5.3 Input characteristics The temperature range shall be as in 5.2. 5.3.1 Triggering levels The triggering levels shall be as in table

39、4 Table 4 - Triggering levels Values in volts , Triggering level Voltage min. I max. I V.- I 0.8 1 - -,-,- 0 IS0 IS0 10483-2:1996(E) 5.3.2 Pull-down input impedance The pull-down input impedance shall be between 10 kQ and 50 kd 5.4 Status output characteristics The status output type shall be an ope

40、n drain or an open collector, and shall show the following characteristics with the temperature range as specified in 5.2: a) maximum output voltage of 0,4 V at logic level “0” and a sink current of 1,5 mA; b) minimum clamp voltage of 5.5 V at a status leakage current below 0.1 mA. 5.5 Supply quiesc

41、ent current, Zsq The supply quiescent current shall be below 50 PA at 13 V (26 V) load supply voltage and nominal control supply voltage, and shall be measured at a case temperature of (23 f 5) “C. 5.6 Switching characteristics The switching characteristics at normal and shot-circuit operation shall

42、 be as given in table5, when measured as suecified in 6.4. Table 5 - Switching characteristics I Switching on I 0.5 I I I Switching off I t3 I 3 5.7 Variation of Ron versus voltages 5.7.1 Variation of R, for LSIPS connected to the battery (control pin) The variation of the on resistance shall meet t

43、he specification of figure4 referring to measurements at nominal current with a resistive load, and at a case temperature of 85 “C. 5.7.2 Variation of R, versus control supply voltage for LSIPS-R R, shall not exceed the value specified in 3.7 at control supply voltage between 4,5 V and 16 V. 9 -,-,-

44、 IS0 10483-2:1996(E) 12 V nominal supply voltage application 6 8 10,s 16 22 24 V nominal supply I I I I I voltage application (6) (12) (20) (32) (40) Control and load supply voltage Figure 4 - Variation of RO, for LSIPS connected to battery 5.8 Packaging (five pins) 5.8.1 Package 1 If TO 220 or TO 2

45、18 packages are used, the pin allocation shall be as in table6. 5.8.2 Package 2 If TO 220 or TO 218 ground case packages are used, the pin allocation shall be as in table6. Table 6 - Packaging -I Pin number 1 Pin allocation of Package 1 Package 2 Input 2 I Status I 3 I Load I Ground 4 Control supply

46、 5 Ground I Load 10 -,-,- 0 IS0 IS0 10483-2:1996(E) 6 Test methods 6.1 Load models The purpose of these load models is to test switching behaviour (dI/dt, thermal behaviour, etc.). The values specified refer to an ambient temperature of (23 + 5) “C. 6.1.1 Bulb model See figure 5 and table 7. Figure

47、5 - Bulb model Table 7 - Bulb model characteristics Bulb power Resis ante T Capacitance 4 R2 w n i-2 21 W.3 602 3 200 (I,91 (27) (1 000) 5 2,4 400 (IO) $I, (250) 1) The equivalent series resistance of the capacitor shall be less than 10 mQ. 11 -,-,- IS0 10483-2:1996(E) 6.1.2 Inductive load model See

48、 figure 6 and table 8. Figure 6 - Inductive load model Test Table 8 - Inductive load model R 1) L n 13 W”, (26 JIL,) 13 wn, (26 J/C,) To be specified by the semiconductor manufacturer 1) Lo, and L, are expressed in amperes. 6.1.3 Short-circuit model The short-circuit model shall consist of a resistor smaller than 10 mSL 6.2 Supply characteristics 6.2.1 Load supply characteristics The load supply characteristics shall be 9s given i

展开阅读全文
相关资源
猜你喜欢
相关搜索

当前位置:首页 > 其他


经营许可证编号:宁ICP备18001539号-1