《运放基本仿真步骤.ppt》由会员分享，可在线阅读，更多相关《运放基本仿真步骤.ppt（49页珍藏版）》请在三一文库上搜索。
1、折叠式级联运放的仿真,The Typical Performance of Op-Amp,Open-Loop Differential Gain (AV) Common-mode Rejection Ratio (CMRR) Power Signal Rejection Ratio (PSRR) Phase Margin (PM) Input Common Mode Range (ICMR) Output Swing Range (OSR) Input/Output Impedance (CIN/ROUT) Slew Rate Noise,The Schematic of Folded Cas
2、code Op-Amp,In order to decease the power Consumption, IBIAS is only 30nA.,Create Schematic and Symbol in Spectre,To create a symbol of a schematic: From Design-Create Cellview-From Cellview,Open-Loop Differential Gain,DC Sweep VP -VN (large signal) AC Sweep VP -VN with fixed frequency (small signal
3、),Two methods of simulating Open-Loop Differential Gain is available in ADE (Analog Design Environment),Test-Bench of Open-Loop Differential Gain (method 1),DC Sweep VP -VN (large signal),In this method, VP=VCM_IN +x, and VN=VCM_IN-x Where, VCM_IN is the common voltage, x is a design variables.,Setu
4、p VN,Setup VP,ADE of Open-Loop Differential Gain (method 1),To add a model for the simulation From ADE-Setup-Model libraries,To create a DC Sweep From ADE-Analyses-Choose-DC,Waveform of Open-Loop Differential Gain (method 1),Where,Differential Gain is 71.56dB,To obtain VCOM_OUT From Calculator- Spec
5、ial Functions-Value,VOUT -VCOM_OUT,To obtain DC gain From Calculator- Special Functions-deriv,Test-Bench of Open-Loop Differential Gain (method 2),AC Sweep VP -VN with fixed frequency,Setup VN,Setup VP,In this method, VP=VCM_IN+ x +VAC, and VN=VCM_IN Where, VCM_IN is the input common voltage, x is a
6、 design variables, VAC is a AC voltage for AC Sweep.,ADE of Open-Loop Differential Gain (method 2),To add a model for the simulation From ADE-Setup-Model libraries,To create a AC Sweep From ADE-Analyses-Choose-AC,Fixed Freq,Waveform of Open-Loop Differential Gain (method 2),Differential Gain is 65.5
7、6dB,The results of the two methods are different, In fact, method 1 is more accurate for DC gain.,Common-mode Rejection Ratio,You can get detail illustration from “CMOS Analog Circuit Design”, Phillip E. Allen, Oxford University Press, Inc.,Test-Bench of CMRR,Where,VCOM_IN is the input common voltag
8、e, VAC is a AC voltage for AC Sweep.,ADE of CMRR,To add a model for the simulation From ADE-Setup-Model libraries,To create a AC Sweep From ADE-Analyses-Choose-AC,Waveform of CMRR,1/CMRR,CMRR,To obtain CMRR: From Calculator-1/x,1/CMRR and CMRR plot directly.,Waveform of CMRR,To obtain magnitude Plot
9、 of CMRR: From Calculator-dB20,Frequency response of CMRR The CMRR is 72.14dB at low frequency range.,To obtain phase Plot of CMRR: From Calculator-phase,Power Signal Rejection Ratio,You can get detail illustration from “CMOS Analog Circuit Design”, Phillip E. Allen, Oxford University Press, Inc.,Te
10、st-Bench of PSRR,Where,VAC is a AC voltage for AC Sweep, and VDC is a DC voltage,ADE of PSRR,To add a model for the simulation From ADE-Setup-Model libraries,To create a AC Sweep From ADE-Analyses-Choose-AC,Waveform of PSRR,1/PSRR,PSRR,To obtain CMRR: From Calculator-1/x,1/PSRR and PSRR plot directl
11、y.,Waveform of PSRR,To obtain magnitude Plot of PSRR: From Calculator-dB20,Frequency response of PSRR The CMRR is 79.17dB at low frequency range.,To obtain phase Plot of PSRR: From Calculator-phase,Phase Margin of Open-loop frequency Response,Where, VCM_IN is the input common voltage, VAC is a AC vo
12、ltage for AC Sweep, And CL is the loading capacitor.,Test-Bench of PM,VCM_IN,VAC,The dominant pole is controlled by CL in folded Cascode op amp.,ADE of PM,To add a model for the simulation From ADE-Setup-Model libraries,To create a AC Sweep From ADE-Analyses-Choose-AC,Waveform of PM,To obtain magnit
13、ude Plot of open-loop: From Calculator-dB20,open-loop frequency response The PM is 74o when CL is 5pf.,To obtain phase Plot of open-loop: From Calculator-phase,There have two poles in open-loop frequency response, one is the dominant pole of output net, and the another is the mirror pole caused by a
14、ctive current mirror.,Input Common-mode Range,Where, x is a design variables and CL is the loading capacitor.,Test-Bench of ICMR,ADE of ICMR,To add a model for the simulation From ADE-Setup-Model libraries,To create a DC Sweep From ADE-Analyses-Choose-DC,Waveform of ICMR,ICMR,The input common-mode r
15、ange is 04.2V,Output Swing Range,Where, VCM_IN is the input common voltage, x is a design variables.,To obtain OSR,Test-Bench of OSR,DC Sweep VP -VN,In this method, VP=VCM_IN +x, and VN=VCM_IN-x Where, VCM_IN is the common voltage, x is a design variables.,Setup VN,Setup VP,ADE of OSR,To add a model
16、 for the simulation From ADE-Setup-Model libraries,To create a DC Sweep From ADE-Analyses-Choose-DC,Waveform of OSR,You can get the left waveform from page 8.,OSR,The output swing range is from 842.5mV to 4.381V.,PS: OSR is dependence of applications and is not constant.,Input Capacitor,Where, VCM_I
17、N is the input common voltage, VAC is AC voltage for AC Sweep.,Test-Bench of CIN,VCM_IN,VAC,ADE of CIN,To add a model for the simulation From ADE-Setup-Model libraries,To create a AC Sweep From ADE-Analyses-Choose-AC,Waveform of CIN,The input capacitor is approximate of 5pf,Output Resistance,The sch
18、ematic of obtaining open-loop output resistance RO.,The equivalent model by using Thevenin form On the op amp.,Thus, simulating ROUT and knowing AV allows one to calculate the output resistance RO of the op amp.,Test-Bench of ROUT,IOUT,VOUT,200R,R=1G,VIN=0V,ADE of ROUT,To add a model for the simulat
19、ion From ADE-Setup-Model libraries,To create a TRAN Sweep From ADE-Analyses-Choose-TRAN,Waveform of ROUT,IOUT,ROUT,Slew Rate,The unity-gain configuration places the severest requirements on stability and slew rate because its feedback is the largest, resulting in the largest values of loop-gain, and
20、 should always be used as a worst-case measurement.,Test-bench of Slew Rate,The input step magnitude is 2V.,ADE of SR,To add a model for the simulation From ADE-Setup-Model libraries,To create a Tran From ADE-Analyses-Choose-Tran,Waveform of SR,SR=95.1K V/s,Noise,Thermal Noise (A) channel noise (id)
21、 (A) RS noise (rs) (A) RD noise (rd) Flicker Noise (fn),Test-Bench of Noise,VCM_IN,VAC,The dominant pole is controlled by CL in folded Cascode op amp.,ADE of Noise,To add a model for the simulation From ADE-Setup-Model libraries,To create a Noise From ADE-Analyses-Choose-noise,Waveform of Noise,Output noise,Input-referred noise,To obtain output noise and input-referred noise: From ADE-results-Direct plot-main form,