《GEIA-EDIF-2-1989.pdf》由会员分享，可在线阅读，更多相关《GEIA-EDIF-2-1989.pdf（42页珍藏版）》请在三一文库上搜索。
1、Copyright Government Electronics constructs, such as net, appear in italics throughout this volume. Whenever more detail is desired about a topic the italicized constructs should be consulted in the EDIF Reference Manual. The EDIF Reference Manual contains the official definition of the format and s
2、hould always be taken as the authoritative source of information. Further application guides will be provided in later volumes of this series. Copyright Government Electronics : circuit designer and customer of CAE/CAD system and foundry service can expect compatibility among these products. The des
3、igner can choose equipment and services best suited for a particular task with a minimum of overhead. Foundries can work with customers regardless of the CAE/CAD equipment that the customer is using. The CAD/CAE tool or system vendor can maintain compatibility with a variety of foundries and other s
4、ystems with a minimum investment in spftware development for that purpose. Many interchange formats and hardware description languages have been developed over the past decade. However, each has suffered from one or more of the following drawbacks: 0 Narrow focus - many formats have been developed t
5、o address only a specific aspect of the design data, such as mask artwork data or netlist information, but not both. 0 Proprietary constraints - many formats are proprietary to specific semiconductor or CAD companies, severely limiting their effective use. 0 Difficulty of Implementation - often, as
6、a format evolves, it becomes increasingly difficult to develop parsedgenerator software for dealing with it; this is particularly true if upward compatibility is an issue. 0 Difficulty of Extension - the rapid evolution of IC and PCB design methods causes new facets to be added to the data that must
7、 be transferred. Many languages or formats cannot grow to meet these new needs. The Electronic Design Interchange Format has successfully addressed all of these problems and has made the movement of all design data a reality. i Copyright Government Electronics the layout and schematic views also des
8、cribe other aspects of the circuit. The way in which the connectivity of a circuit is described is common to all such views. 1.2 Hierarchy and Nets EDIF supports a hierarchical description of a circuit. The circuit is broken down into a number of cells, various aspects of which are described in view
9、s. A view may instantiate other views, forming a hierarchy. Within a view, the instantiated views of other cells may be regarded as black boxes or components which are connected together in some way. When describing a view, we are less interested in the contents of the instantiated views than in the
10、 interface of those instantiated views. EDIF supports this abstract approach by dividing a view into two parts: the interface and the contents. The interface describes an abstract representation of the view which may be visible when that view is instantiated within the contents of other views. One a
11、spect of the interface is that it describes what the view looks like when viewed from the outside; that is, it describes its shape and size and also the points to which connections can be made. These connection points are called ports by EDIF and represent the only places where a connection can be m
12、ade between the contents of a view and its external environment. When a view is described, we must define an interface with some ports; otherwise we cannot connect to the view. We may also describe the view itself in the contents. When another view is instantiated within the contents we are describi
13、ng, we may also be able to connect to that particular instance. We can think of the instance importing copies of the ports in its definition into the instancing view. 1-1 . . _ Copyright Government Electronics the ports are shown as shaded rectangles within the boundary of a view. master ports O ins
14、tance ports I Figure 1. Master and instance ports. For the connectivity of the circuit to be described we must have some mechanism to reference ports. This is achieved using the portRefor gZobaZPortRefconstructs. In the case of a master port we simply have to name the port within the portRef. For ex
15、ample, to refer to master port MP we would write: (portRef MP) In the case of an instance port, we must qualify the name with an instance name. For example: (portRef A (instanceRef I) means port A of the instance I. On occasions it would also be useful to refer to all the ports with a particular nam
16、e on all of the instances. EDIF provides a shorthand for this in the form of the gZobaZPortRefconstruct. If we have two instances, I1 and 12, each with a port GP, and anotherinstance I3 without this port GP then 1-2 Copyright Government Electronics it has no implications beyond its use as a shorthan
17、d notation. Within a view some of the ports could be connected or shorted together. If the circuit is considered to be a number of components wired together, there could be a piece of wire joining the connected ports. Since in an EDIF description of a circuit we are taking a hierarchical view, we on
18、ly need to consider the description of these connections within the contents of one view. All the connected ports lie within a net. A net is the set of ports which are directly connected together, with associated attributes and possibly corresponding graphics. For example, in Figure 3 there are six
19、nets, five of which include master ports and one, net4, which consists only of a pair of instance ports. 1-3 Copyright Government Electronics that is (member busPort O) comes before (member busPort i), and in the case of portBundZes, the order is specified by the order in which the component ports a
20、re listed. In clocks above, clkl precedes clk2. In the case of arrays with multiple dimensions, the ordering is defined such that the first index varies most slowly. For example: Copyright Government Electronics therefore each port must be a compound port with four members. Since all compound ports
21、are ordered as described earlier, we may use a mixture of references to array ports and port bundles, provided they each have four members. The connectivity is then defined by the ordering of the member ports in the array or bundle: the first members are joined, the second members are joined, and so
22、 on. Copyright Government Electronics one port would be used in full in the array net, and a member of the other port would be used in the single net. That is, the ripper definition would become: 1-13 Copyright Government Electronics this is true because we only take a local, and not a global view o
23、f nets in this context. Copyright Government Electronics the second instance, decode-2, requires the bus lines to be reversed. In addition, the signal carried by the port clk must be fed into each of the three sub-cells. For clarity the diagram shows each of the busses as individual wires. The examp
24、le following the circuit diagram is the EDIF that might be expected to be found as part of a library describing a netlist view of select. Since the intention is to describe the contents of select, only the interfaces of the cells counter and decode have been described. Copyright Government Electroni
25、cs & Information Technology Association Provided by IHS under license with GEIA Licensee=IHS Employees/1111111001, User=Wing, Bernie Not for Resale, 03/30/2007 23:52:35 MDTNo reproduction or networking permitted without license from IHS -,-,- EIA EDIF*2 89 m 3234bOO 00013L1 O m Volume 2 EDIF Series
26、ripper &2 n high &1 AO address Q 7 3 A7 El O low clk rn T clock reset C O I decode-1 input select Iclk l m R O I decode-2 select input I Y- - I rdY clk counter rdy reset Figure 21. Select cell schematic. A-2 Copyright Government Electronics & Information Technology Association Provided by IHS under
27、license with GEIA Licensee=IHS Employees/1111111001, User=Wing, Bernie Not for Resale, 03/30/2007 23:52:35 MDTNo reproduction or networking permitted without license from IHS -,-,- EIA EDIF82 A = 3234b00 OOOL312 2 EDIF Series Volume 2 (edif connectivity (edifVersion 2 O O) (edifLeve1 O) (keywordllla
28、p (keywordlevel O) ) (status (written (timestamp 1989 1 25 8 45 40) (dataorigin “connectivity description”) (library (rename appendixA “Appendix A”) (edifLeve1 O) (technology (numberDefinition) ) (comment “First describe the ripper cell”) (cell ripper (cellnpe ripper) (view net ( v i e m e netlist)
29、(interface (port (array &1 8) (port (array &2 4) (port (array &3 4) (joined (portRef &i) (portList (portRef (member &2 O) (portRef (member &2 1) (portRef (member &2 2) ) (portRef (member &2 3) (portRef (member &3 3) ) (portRef (member &3 2) (portRef (member &3 1) (portRef (member &3 O) (comment “def
30、ine the interface. of decode”) (cell decode (cellType generic) (view net (viewype netlist) (port (array input 4) (port (array select 16) (interface (port C W ) ) Copyright Government Electronics & Information Technology Association Provided by IHS under license with GEIA Licensee=IHS Employees/11111
31、11001, User=Wing, Bernie Not for Resale, 03/30/2007 23:52:35 MDTNo reproduction or networking permitted without license from IHS -,-,- E I A EDIF*2 89 W 323YbOO OOOL313 Y = Volume 2 (cell counter (cellType generic) (view net ( v i e m e netlist) (interface (port clk) (port reset) (Port rdy) (cell se
32、lect (cellType generic) (view net ( v i e m e netlist) (interface (port,(array A 8) (port (array C 16) (port (array R 16) (port clk) (port reset) (port rdy) (comment “describe the netlist for the cell”) (contents (comment “describe all the instances”) (instance decode-1 (viewRef net (cellRef decode)
33、 (instance decode-2 (viewRef net (cellRef decode) (instance counter (viewRef net (cellRef counter) (instance ripper (viewRef net (cellRef ripper) (comment “describe the nets”) (net (array address 8) (joined (portRef A) (portRef &1 (instanceRef ripper) (net (array high 4) (joined (portRef &2 (instanc
34、eRef ripper) (portRef input (instanceRef decode-1) (net (array low 4) (joined (portRef &3 (instanceRef ripper) (portRef input (instanceRef decode-2) A-4 EDIF Series Copyright Government Electronics & Information Technology Association Provided by IHS under license with GEIA Licensee=IHS Employees/11
35、11111001, User=Wing, Bernie Not for Resale, 03/30/2007 23:52:35 MDTNo reproduction or networking permitted without license from IHS -,-,- EDIF Series E I A EDIF*2 89 3234600 00013L4 b Volume 2 (net (array C 16) (joined (portRef select (instanceRef decode-1) (portRef C) (net (array R 16) (joined (por
36、tRef select (instanceRef decode-2) (PortRef R) (net clock (joined (globalPortRef clk) (net reset (joined (portRef reset) (portRef reset (instanceRef counter) ) (net rdy (joined (portRef rdy) (portRef rdy (instanceRef counter) ) ) ) ) ) ) ) (design example (cellRef select (1ibraryRef appendid) A-5 Copyright Government Electronics & Information Technology Association Provided by IHS under license with GEIA Licensee=IHS Employees/1111111001, User=Wing, Bernie Not for Resale, 03/30/2007 23:52:35 MDTNo reproduction or networking permitted without license from IHS -,-,-